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ABSTRACT A physical unclonable function (PUF) is a promising security primitive which utilizes
the manufacturing process variations to generate a unique unclonable digital fingerprint for a chip. It is
especially suitable for resource constrained security applications, e.g. internet of things (IoT) devices. The
ring oscillator (RO) PUF and the static RAM (SRAM) PUF are two of the most extensively studied PUF
designs. However, previous RO PUF designs require a lot of hardware resources for ROs to be robust and
SRAM PUFs are not suitable for authentication. The previous research by the author proposed a tristate
static RAM (TSRAM) PUF which is a highly flexible challenge response pair (CRP) based SRAM PUF
design. In this paper, a novel configurable PUF structure based on tristate inverters, namely a tristate
configurable ring oscillator (TCRO) PUF is proposed. A configurable delay unit, composed of a tristate
matrix, is used to replace the inverters in the RO PUF. The configurable bits are able to select a subset of
the tristate inverters in the delay unit. Each tristate inverter is completely utilized by using the configurable
delay unit and thus the approach enhances the flexibility and entropy of the proposed PUF design. The
proposed PUF design can generate an exponential number of CRPs compared with the conventional RO
PUF. Moreover, the proposed design significantly reduces the hardware resource consumption of the RO
PUF. Delay models of both the TSRAM PUF and the proposed TCRO PUF designs are presented. A
comprehensive evaluation of the TSRAM PUF is proceeded. To validate the proposed TSRAM PUF and
TCRO PUF designs, a simulation based on UMC 65nm technology and a hardware implementation on a
Xilinx Virtex-II FPGA are presented. The experimental results demonstrate good uniqueness and reliability
as well as high efficiency in terms of hardware cost.
INDEX TERMS PUF, lightweight, tristate inverter, uniqueness, reliability
I. INTRODUCTION
NOWADAYS non-volatile memory (NVM) based secu-rity mechanisms are widely used in conventional se-
curity systems, in which binary encrypted keys are stored
and authenticated to access stored secret information. How-
ever, with the development of attacking techniques, e.g. side
channel analysis (SCA), the keys stored in NVM are vulner-
able to adversaries [1]. To address this issue, PUF designs
have been investigated by researchers to improve hardware
security [2] [3]. A PUF is a security primitive that utilises
unpredictable fabrication variations to encrypt integrated cir-
cuits (ICs) to provide unique identifying information. The
random variations in chips that are produced under the same
fabrication process can lead to different unique responses
when presented with the same input challenge. When an
input (challenge) is sent to a PUF circuit, a unique output
(response) will be generated. PUFs can use these CRPs to
authenticate devices and distinguish genuine devices from
fake ones. Hence, PUFs can be applied to key generation
VOLUME 4, 2016 1
Y. Cui et al.: Ultra-lightweight and Reconfigurable Tristate Inverter Based Physical Unclonable Function Design
[4] [5], radio-frequency identification (RFID) security [6] [7]
and IP protection [8] [9]. Commonly, PUFs are categorised
into delay-based PUFs and memory-based PUFs [10]. Delay-
based PUFs focus on extracting the differences in the propa-
gation delay of signals and memory-based PUFs detect the
instability in memory cells when powered up. To date, a
number of delay-based PUF designs have been proposed to
exploit the various types of fabrication variations in IC, e.g.
Arbiter PUF [11] [12] and RO PUF [13]. Memory-based PUF
designs have been proposed including static RAM (SRAM)
PUF [14] [15], Butterfly PUF [8], FPGA ID generator [16],
etc..
RO PUF is one of the most promising designs due to its
reconfigurability, high uniqueness and reliability. RO PUF is
composed of RO pairs based on the basic RO unit [2]. To
generate a single bit response of a conventional RO PUF
design, two symmetrical and route-balanced ROs are used
to produce two different frequencies and one 1-bit response
is decided by comparing two frequencies. A counter and a
comparator are used to generate one bit output, either ‘0’ or
‘1’. This architecture incurs large power and area overheads.
Configurable RO PUFs have been proposed to improve the
reliability and hardware resource usage of RO PUF [13] [17]
[18] [19], where multiplexers (MUXs) are used to select one
of two inverters and thus the number of CRPs increased and
the hardware consumption is decreased.
A cross-coupled tristate inverter based SRAM PUF,
TSRAM PUF, was proposed in our previous work [20]. The
tristate inverters introduce a mechanism that can reconfigure
the SRAM cell, which produces effective CRPs without using
any additional auxiliary processing. In this paper, we propose
a novel configurable PUF architecture based on a tristate in-
verter matrix, which reframes the design of the conventional
RO PUF design. A configurable delay unit composed of a
tristate inverter matrix is used to replace the ROs in the RO
PUF and the memory cell in the SRAM PUF. The config-
urable bits are able to select a subset of the tristate inverters
in the delay unit. By using this strategy, every tristate inverter
in the PUF design can be fully used to enhance the flexibility
of the PUF design. The new scheme can generate more CRPs
at an exponential order compared to the conventional RO
PUF designs while significantly reducing the hardware area
consumption.
In contrast to current existing improvements that either
employ a RO to generate PUF CRPs, the quantity of tristate
inverters can be flexibly selected and utilized in a RO. The
main advantages of the proposed TCRO PUF design are
as follows: 1) high efficiency in term of hardware cost.
The proposed design improves the efficiency of every single
transistor used to compose the TCRO PUF structure. Due
to the tristate inverters, the configurable signal of the TCRO
PUF design enables every inverter to contribute to the CRPs.
Hence, the proposed TCRO PUF design, based on the same
amount of the tristate inverters, has a large number of CRPs;
2) high flexibility. More than two tristate inverters are con-
nected in parallel to form a new architecture whose output is
non-linear; 3) low cost and lightweight. The proposed TCRO
PUF design achieves the same number of CRPs by using
less transistors compared to the previous designs. Hence, the
proposed TCRO PUF is very lightweight, and is suitable for
resource constrained applications, e.g. IoT devices.
To validate the functionality and performance of the pro-
posed TCRO and TSRAM PUF designs, simulations using
UMC 65nm technology and practical implementation on
a Xilinx Virtex-II field programmable gate array (FPGA)
device are evaluated. Experimental results show that the pro-
posed designs use the smallest number of hardware resources
compared with previous work. Reliability experiments under
temperature and voltage variations demonstrate good robust-
ness of the proposed designs.
The three main contributions of this paper are summarized
as follows:
1) A new TCRO PUF design is proposed based on a
tristate inverter matrix. The proposed TCRO PUF is ultra-
lightweight and reconfigurable compared with conventional
RO PUF designs.
2) CMOS simulations and FPGA implementations are
conducted to validate the performance of the proposed TCRO
PUF. The TCRO PUF achieves good uniqueness results with
values of 49.69% and 48.30% on ASIC and FPGA respec-
tively, as well as a good reliability result of 4.73% on FPGA.
3) A comprehensively evaluation of the previously pro-
posed TSRAM PUF is presented in this paper. The exper-
imental results show that the TSRAM PUF achieves good
uniqueness results of 49.7% and 43.4% on ASIC and FPGA
respectively, as well as a reliability result of 5.34% on FPGA.
The rest of the paper is organised as follows. Section II
provides background on related PUF structures. Section III
gives the preliminaries of the design. Section IV presents
the detailed structure and circuit of the TSRAM PUF and
proposed reconfigurable TCRO PUF. Section V evaluates the
simulation performance of the proposed PUF in Cadence
with UMC 65nm technology. The implementation of the
TSRAM PUF and proposed TCRO PUF on FPGA is given in
section VI. Finally, a conclusion is provided in Section VII.
II. RELATED RESEARCHES
A. RO PUF
The RO PUF is one of the most widely studied PUF designs
due to its high reliability and uniqueness. RO is widely used
in IC designs. A typical RO PUF is shown in Figure 1. The
RO PUF is composed of RO pairs based on the basic RO unit.
A counter is employed to calculate the frequency of each RO
and a comparator is used to compare frequencies from nROs.
The resulting 1-bit response is dependant on the output of the
comparator, either ‘1’ or ‘0’ [2].
However, the conventional RO PUF has some limitations.
In particular, it has a relatively low entropy due to the
relationship of the RO pairs. As shown in Figure 1, if the
frequency of ROa is higher than ROb, and the frequency of
ROb is higher than ROc, obviously the frequency of ROa is
higher than ROc. Due to this relationship, the conventional
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FIGURE 1: Conventional RO PUF by [2].
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FIGURE 2: Conventional CRO PUF designs. (a) CRO PUF by
[17]. (b) CRO PUF by [18].
RO PUF can be attack and the hardware resource usage is
high.
In order to address these issues, improvements have been
developed, e.g. configurable ring oscillator (CRO) PUF [17]
[18] as shown in Figure 2(a) and Figure 2(b). In Figure
2(a), a delay unit is composed of a chain of delay elements,
where the delay element is constructed using an inverter and a
MUX. The challenge bit of each delay element, ∀C ∈ (0, 1),
selects whether the inverter feeds into a RO or not. A similar
strategy as shown in Figure 2(a) is applied to construct a
delay unit by comprising two inverters and a MUX. One of
the inverters in each delay element is chosen to form a RO.
Compared to Figure 2(a), the number of the inverters in Fig-
ure 2(b) is restricted to a constant. These improvements have
increased circuit entropy and reduced the hardware resource
usage compared to the conventional RO PUF. However, for
its application in low-cost IoT devices, improvements on RO
PUF designs by decreasing the hardware area consumption
are still desirable.
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FIGURE 3: Conventional SRAM PUF design by [14]. (a) Gate
level. (b) Cell level
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FIGURE 4: Other memory-based PUF designs. (a) Butterfly
PUF by [8]. (b) FPGA ID generator by [16].
B. SRAM PUF
The SRAM PUF is one of the most widely known memory-
based PUF designs, which evaluates the power-up pattern of
a standard 6T SRAM array. Each SRAM cell is composed of
two cross-coupled CMOS inverters as shown in Figure 3(a).
The predominant mismatch in an SRAM cell determining
its power-up state is the difference between the threshold
voltages (Vth) of both PMOS transistors P1 and P2 as shown
in Figure 3(b). Due to the mismatch, the SRAM PUF cell will
power up to either a ‘0’ or ‘1’ as a PUF response [14].
To address the problems of SRAM PUFs requiring a
device power-up operation to generate a response, Kumar et
al. [8] propose the Butterfly PUF as shown in Figure 4(a) to
emulate the behaviour of an SRAM PUF, and implemented
their design on a Xilinx Virtex-5 FPGA. For 64 Butterfly PUF
cells, 130 slices are consumed, and the area scales linearly
with two slices utilised for each cell. Due to the unbalanced
routing on FPGA the response is a function of imbalance
in wire routing rather than the variability from the cells. To
counter this issue, Gu et al. [16] proposed a compact FPGA
ID generator design, as shown in Figure 4(b), which utilizes
only one single slice to generate a 1-bit response and is
manually placed and routed to ensure balanced routing. To
generate a 64-bit response, 64 slices are used. However, these
designs are Weak PUFs since none of these designs have the
capability to produce CRPs. This restricts their application to
only key generation rather than authentication.
In order to enhance the practical applications of SRAM
PUFs, a protocol is introduced by [21], which utilizes the
address of the SRAM PUF as a challenge and the SRAM
VOLUME 4, 2016 3
Y. Cui et al.: Ultra-lightweight and Reconfigurable Tristate Inverter Based Physical Unclonable Function Design
FIGURE 5: Typical protocol for SRAM PUF by [21].
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FIGURE 6: A tristate inverter. (a) Gate symbol. (b) Transistor
level structure.
word as a response. A typical authentication protocol is
illustrated in Figure 5 for devices equipped with SRAM PUF.
When different challenges (SRAM addresses) are applied to
the SRAM PUF, responses will be generated automatically.
III. PRELIMINARIES
A. TRISTATE INVERTER
An inverter is a common component in a PUF structure, e.g.
inverters are used in conventional RO PUF designs and the
SRAM PUF designs. In our proposed designs, a normal in-
verter is replaced by a tristate inverter. Every tristate inverter,
as shown in Figure 6(a), has an enable signal to activate the
operation. Figure 6(b) shows the transistor level of a tristate
inverter. When the signal En is set as ‘0’, both input related
transistors are disabled, which leaves the output floating,
producing a high impedance output. In contrast, when En is
‘1’, both input related transistors are enabled, and the tristate
inverter is equivalent to a common inverter.
B. EVALUATION METRICS
To investigate the performance of the proposed PUF designs,
two important metrics are evaluated in this work, i.e. unique-
ness and reliability.
1) Uniqueness
As the output response of a PUF will be used for security ap-
plications, e.g. device authentication and key generation, the
response of every chip should be unpredictable. Uniqueness
evaluates how easily the responses of different PUF imple-
mentations can be differentiated when the same challenge
input is used. A percentage measurement for uniqueness
based on average inter-chip hamming distance (HD) can be
defined according to Equation 1. Two chips i and j among
k devices implement the same PUF circuit and derive two
n−bit responses, Ri and Rj , from the same challenge C.
Uniqueness =
2
k(k − 1)
k−1∑
i=1
k∑
j=i+1
HD(Ri,Rj)
n
× 100 (1)
Ideally, the uniqueness should be 50%.
2) Reliability
A PUF design should always produce the same response to
the same challenge. However, variations in the supply voltage
and temperature can affect the response. Reliability assesses
the robustness of a PUF design under different environmental
conditions. We use the percentage of the number of unstable
bits to measure a PUF’s reliability, which can be defined by
finding the average intra-chip HD of s n−bit responses as in
Equation 2.
HDINTRA =
1
s
s∑
t=1
HD(Ri,R
′
i,t)
n
× 100 (2)
where R(i, t)
′
is the t−th sample of R′i. The percentage
figure of merit for reliability can be defined as Equation 3.
Reliability = 100− HDINTRA (3)
3) Uniformity
The uniformity of a PUF design measures the proportion of
one and zero bits in a response, from which the likelihood
of each value can be derived. If a design returns responses
that are ideally random, then the distribution of bit values
will be equal between ones and zeros. Having this property
is essential from a security perspective to prevent an attacker
from guessing if a response of a particular device is biased
towards a particular value. To estimate the uniformity, it is
simply a matter of finding the Hamming weight (HW) of a
response, which will give the ratio of ones and zeros, as well
any biases in the design of the PUF cell itself as each bit is
independent.
For device i and an N -bit response the percentage HW of
the N−bit response can be calculated as follows:
HW (Φi) =
1
N
N∑
j=1
Ri,j × 100 (4)
where, Ri,j is the j-th bit of the response from the i-th
device.
IV. PROPOSED TSRAM PUF AND TCRO PUF DESIGNS
A. TSRAM PUF
The 1-bit TSRAM PUF design proposed in our previous
work [20], consists of two identical cross-coupled tristate
4 VOLUME 4, 2016
Y. Cui et al.: Ultra-lightweight and Reconfigurable Tristate Inverter Based Physical Unclonable Function Design
C1[1]… C1[2]C1[n]
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1-bit response
challenge part I challenge part II
…
FIGURE 7: An 1-bit TSRAM PUF.
inverter arrays, is shown in Figure 7. Each array contains
n parallel tristate inverters. The enable bits are labelled as
challenge part I, C1[i], and challenge part II, C2[i], i =
1, 2, ..., n.
When none of the tristate inverters is enabled, the output
of the TSRAM PUF circuit is in a state of high impedance.
When the challenge signal contains one or more enable
signals, tristate inverters are selected from the two arrays
to form an effective SRAM PUF cell, forcing the circuit
to settle down to one of the two stable states, i.e. ‘0’ or
‘1’. For an identical cross-coupled loop, the same number
of tristate inverters, at least one in each array, should be
enabled at the same time in each challenge part. When only
one tristate inverter is selected from each array, the TSRAM
PUF operates like a conventional SRAM PUF. Once the
tristate inverters are enabled, the TSRAM PUF cell pro-
duces a 1-bit response. Ideally, the TSRAM PUF cell with
two physically identical inverters is logically undetermined.
Due to the physical mismatch and the electrical noise in a
practical implementation, the cell will converge to one of
the two stable states. If two or more tristate inverters are
selected from each array, the additional current generated
could enhance the uniqueness of the response. This is demon-
strated in the next section. The number of tristate inverters
selected is determined by the challenges. This reconfigurable
architecture enables the TSRAM PUF to generate effective
CRPs without the need for additional auxiliary processing,
such as a one-way function or stream cipher [15], as required
by the conventional SRAM PUF aiming to obtain multiple
CRPs. The TSRAM PUF can efficiently reduce the hardware
resource consumption and the system complexity. A general
TSRAM PUF architecture is shown in Figure 8, where C-I,
C-II and R are used to represent challenge part I, challenge
part II and the response. The challenge signal determines
the number of tristate inverters that are selected to form the
metastable loop. The challenge input for each TSRAM PUF
cell can be the same or different. If the application demands
more CRPs, then different challenges can be applied to C-I
and C-II. Otherwise, the challenges for each PUF cell can be
the same.
B. PROPOSED TCRO PUF
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INV Array
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INV Array
TSRAM PUF CELL 1
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FIGURE 8: n-bit TSRAM PUF architecture.(INV: inverter)
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FIGURE 9: The proposed TCRO PUF.
1) Architecture
The proposed 1-bit TCRO PUF architecture, as shown in
Figure 9, is composed of two groups of delay paths, con-
structed using identical tristate inverter matrices. For each
group, one tristate inverter matrix is selected to feed into the
counter depending on the challenge bits. The frequencies are
calculated by the counters and compared using a comparator
to generate a 1-bit response, either ‘0’ or ‘1’.
An example of a tristate matrix cell, comprising by an n×
m array of CMOS controlled tristate inverters and a two input
AND gate, is illustrated in Figure 10. When the Enable signal
is activated, the TCRO PUF cell starts to oscillate.
Configurable bits are used to enable the tristate inverter
in the proposed design. According to the configurable bits,
different tristate inverters of the TCRO PUF cell are selected
to feed into the circuit and contribute to the output frequency.
The configurable bits of each column in the cell should have
at least one bit equal to 1 to ensure the signal can propagate to
the final output. Due to the process variations in devices, the
responses of each cell will exhibit differences when applying
the same configurable bits. When only one tristate inverter is
activated in each column, the TCRO PUF cell is equivalent to
a conventional RO PUF. In the proposed TCRO PUF design,
the activation of a tristate inverter provides an additional
charging (discharging) current to the capacitive load to effect
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delay unit
n columns(n stage) 
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C[1,1] C[1,2] C[1,n]
C[2,1] C[2,2] C[2,n]
C[m,1] C[m,2] C[m,n]
FIGURE 10: A tristate matrix cell for the proposed TCRO
PUF.
the time delay on each column stage. Hence, it introduces
a reduction of the oscillation period and thus increases the
frequency of the tristate RO, which makes the TCRO PUF
more reliable.
2) Hardware Consumption
There are n stages and m rows in a TCRO PUF cell that can
be used to generate the frequency as illustrated in Figure 10.
Assume that k tristate inverters are selected from the n-th
stage of the delay matrix, the permutation and combination
for selecting the tristate inverters can be represented as
(
m
k
)n
.
Hence, all selection possibilities of the tristate inverters in
the n-th stage can be derived as
(∑m
k=1
(
m
k
))n
. In order to
generate a 1-bit response bit, two identical TCRO matrices
over l matrices are utilised and compared. Therefore, the
number of selection possibilities of the tristate inverters over
n stages can be defined as Equation 5.
NTCRO =
(
l
2
) n∑
i=1
(
m∑
k=1
(
m
k
))n
(5)
The cost efficiency (CE), introduced here to measure the
efficiency of the proposed TCRO PUF design, is defined as
the number of gates (Ngate) per response bit (Nbits) as shown
in Equation 6.
CE =
Ngate
Nbits
(6)
In the conventional RO PUF [2], the RO is composed of
n inverters, and two of m ROs are selected to generate a
1-bit PUF response. Typically, one inverter consists of two
transistors. Hence, the CE of a conventional RO PUF can be
depicted as Equation 7.
CERO =
(2n + 4) ·m(
m
2
) = 4n + 8
m− 1 (7)
For the CRO PUF [17] as shown in Figure 2(a), assuming
that it has m CRO cells and n stages on each cell, the number
of response bits is calculated as described in
(
m
2
)·2n−1 ·2n−1.
Based on this, the CE is computed as described in Equation 8.
FIGURE 11: A comparison of the CE values on different PUF
designs.
CECRO1 =
(6n + 4) ·m(
m
2
) · 2n−1 · 2n−1 = 6n + 4(m− 1) · 22n−3 (8)
For the CRO PUF [18] as shown in Figure 2(b), based
on m CRO cells and n stages on each cell, the CE can be
described as Equation 9.
CECRO2 =
(8n + 4) ·m(
m
2
) · 2n · 2n = 8n + 4(m− 1) · 22n−1 (9)
A CE comparison between the conventional RO PUF,
the two CRO PUFs and the proposed TCRO PUF designs
is shown in Figure 11. The analysis is based on 5 stages
(n = 5) and 4 RO cells (m = 4). It can be seen that the
proposed TCRO PUF design achieves the most efficient CE
value compared with previous work.
V. CMOS SIMULATION RESULTS FOR PROPOSED
TSRAM PUF AND TCRO PUF DESIGNS
Tristate inverters are very common in CMOS designs and
can be easily implemented in ASIC designs. In order to
evaluate the performance of the proposed PUF structure in
ASIC, Cadence 6.1 is employed to carry out simulations with
UMC 65 nm technology assuming a 1.1V supply voltage.
Monte Carlo simulation is utilised to simulate the process
variation. The output responses are processed with Matlab to
evaluate the PUF metrics, e.g. uniqueness. Reliability cannot
be evaluated from the simulation results.
A. TSRAM PUF ON CMOS TECHNOLOGY
1) Simulation Setup
In order to verify the performance of the TSRAM PUF
designs, an example of the 1-bit TSRAM PUF cell composed
of two groups of 5 tristate inverters, as shown in Figure 12,
is designed for simulation. To generate an n-bit TSRAM
PUF response, n 1-bit TSRAM PUF cells are created, where
6 VOLUME 4, 2016
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1 bit response
challenge part I challenge part II
0 0 0 1 1 1 0 0 0 1
FIGURE 12: An example of the proposed 1-bit TSRAM PUF.
FIGURE 13: Monte Carlo simulation for the TSRAM PUF.
n = 128 in this work. The number of challenge bits can
be flexibly increased depending on the practical application
requirement. In this work, 10 challenge bits in each cell is
used. Assuming a challenge part I of 00011, and a challenge
part II of 10001, the relevant tristate inverters are selected.
Every tristate inverter consists of two 1.1V regular threshold
voltage PMOS cell and two 1.1V regular threshold voltage
NMOS cells.
2) Simulation Results for TSRAM PUF
Figure 13 shows the Monte Carlo simulation result for the
TSRAM PUF design. It can be seen that with the fabrication
variations, the PUF circuit settles down to either ‘0’ (0V) or
‘1’ (1.1V) within 40 ps, which demonstrates that the design
can generate random response bits from the same challenge
inputs.
To measure the uniqueness of the TSRAM PUF design,
samples are evaluated by sending the same challenge.The
uniqueness result is shown in Figure 14. It can be seen
that the average uniqueness value is 49.70%, very close to
the ideal value of 50%, indicating that the TSRAM PUF
performs well in differentiate devices. The uniformity is also
calculated based on the simulation data. The value of the
uniformity is 51.6%, which is also very close to the ideal
value.
B. TCRO ON CMOS TECHNOLOGY
1) Simulation Setup
In order to verify the performance of the proposed TCRO
PUF designs, a tristate matrix of 5 stages and 4 rows
FIGURE 14: Simulation results for the TSRAM PUF.
FIGURE 15: Monte Carlo simulation for the TCRO PUF.
(m = 4, n = 5) is built in this simulation. Base on the
tristate matrix, 256 tristate RO pairs are used to construct
the TCRO PUF. In each tristate matrix, there are 20 bits
configurable signals that can dynamically configure the PUF
structure. Monte Carlo simulations are employed to simulate
the process variations and generate the output frequencies.
According to the different output frequencies, the uniqueness
of the TCRO PUF is calculated.
2) Simulation Results
The transmission delay of a tristate inverter is higher than a
normal inverter, and consequently the output frequency of the
tristate matrix will be slower compared with a conventional
ring oscillator. Figure 15 shows the Monte Carlo simulation
for the TCRO PUF, where the output frequency changes with
the process variation. It is clear that the frequency of the
proposed PUF structure is much slower than a traditional
RO. At the same time, the output frequency of the pro-
posed structure will change with the process. After obtain
a sufficient number of CRPs, the uniqueness is calculated in
Matlab. The uniqueness result is shown in Figure 16. It can
be seen that the average uniqueness value is 49.69%, very
close to the ideal value of 50%, indicating that the TCRO
PUF also performs well in differentiate devices. Based on
the simulation responses, the uniformity is calculated and the
value is 52.45%.
VI. HARDWARE IMPLEMENTATION AND EXPERIMENT
Xilinx FPGAs, including Virtex II, Virtex II Pro and Spartan
II, have internal tristate inverters that can be accessed by
the user. However, modern FPGAs do not have internal
tristate inverters and only have tristate inverters for I/O pins.
To comprehensively evaluate the feasibility of the proposed
TCRO PUF and TSRAM PUF designs, they are implemented
on 10 Xilinx Virtex II XC2VP30 boards. There are two
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FIGURE 16: Simulation results for the proposed TCRO PUF.
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FIGURE 17: A basic tristate inverter on an Xilinx Virtex II
FPGA.
FIGURE 18: 2-stage TSRAM PUF.
tristate inverters in each CLB, and in total there are 6848
tristate inverters in each XC2VP30 chip. The architecture of
the tristate inverter on a Xilinx Virtex II FPGA is shown
in Figure 17. To ensure a good performance, the circuit is
manually placed and routed to ensure identical delay paths
for every TSRAM cell. A hard macro strategy is created by
using Xilinx FPGA Editor.
The evaluation of the uniqueness and reliability is carried
out using the method proposed in [22]. As the core supply
voltage of the XC2VP30 chip is 1.5V, the supply voltage is
adjusted from 1.3V to 1.7V. The temperature of the chip is
adjusted from 0◦ to 70◦ using a thermometric cooling and
heating plate.
A. TSRAM PUF HARDWARE EXPERIMENT
In this work, a 128-bit response is generated from 128 arrays
of tristate inverters. Due to the limited number of tristate in-
verters on the targeted FPGA, a two-stage (m = 2) TSRAM
PUF as shown in Figure 18 is implemented based on the
internal tristate inverters of the XC2VP30.
Figure 19(a) shows the uniqueness result of 43.4% for the
TSRAM PUF on the FPGA. The standard deviation from the
FPGA implementation results are higher than the one from
(a) (b)
FIGURE 19: Experimental results for the TSRAM PUF de-
sign. (a) Uniqueness. (b) Intra-chip HD.
FIGURE 20: Tristate matrix implemented on FPGA .
the simulation. The reason is that the sample size of the
FPGA implementation is smaller than the simulation. The
intra-chip HD is 5.34% as illustrated in Figure 19(b), from
which the reliability is 100%− 5.34% = 94.66%, represent-
ing the TSRAM PUF design is reliable under environmental
variations. The uniformity result is 40.10%, which indicates
a good balance between ones and zeros of the responses.
B. TCRO PUF DESIGN
In order to evaluate the performance of the TCRO PUF
in FPGA, a tristate matrix of 3 columns and 3 rows, as
shown in Figure 20, is created based on the inverter and
the internal tristate gate on a XC2VP30. To avoid routing
mismatch, the tristate matrix is well balanced by manual
routing. A hardmacro of the tristate matrix is also created
using Xilinx FPGA Editor. In each XC2VP30, 128 tristate
matrixes are built to generate a 64-bit response. Figure 21
shows the evaluation results of the proposed TCRO PUF, in
which Figure 21(a) exhibits the uniqueness result that from
the Xilinx Virtex II FPGA. It can be seen that the proposed
TCRO PUF achieves the uniqueness result of 48.30% .
Figure 21(b) shows the reliability of the proposed TCRO
PUF design over different operating conditions. It can be seen
that the average reliability results of the proposed design are
approximately 95.27% . Moreover, the responses also have a
good uniformity of 37.43%.
C. COMPARISON WITH OTHER WORK
A comparison of the TSRAM PUF and proposed TCRO PUF
with other PUFs is listed in Table 1. The TSRAM and TCRO
PUF designs achieve better uniqueness and reliability results
from both ASIC simulations and FPGA platforms than previ-
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TABLE 1: Comparison with conventional memory-based and delay-based PUF designs.
Design Arbiter PUF [11] SRAM PUF [14] CRO PUF [18] FF-APUF [23] PUF ID [24] TSRAM PUF TCRO PUFASIC FPGA ASIC FPGA
HDinter 23% 49.9% 47.3% 40% 45.60% 49.7% 43.4% 49.69% 48.30%
HDintra 9% 3.57% 0.06% 2.9% 1.26% NA 5.34% NA 4.73%
CRPs Yes No Yes Yes Yes Yes Yes Yes Yes
Gates/Bit ≤ 2 ≥ 6 ≤ 10 44 slices 1 slice ≥ 1.6 ≥ 4 ≤ 0.1 ≤ 0.1
(a) (b)
FIGURE 21: Hardware experimental results for the proposed
TCRO PUF design. (a) Uniqueness. (b) Intra-chip HD.
ous memory based PUFs and delay based PUFs. Particularly,
with the configurable bits, both the TSRAM PUF and TCRO
PUF offer numerous configuration options, which increases
the number of CRPs exponentially. Also, in term of hardware
consumptions, the TSRAM PUF and TCRO PUF use a much
lower number of resources to generate a one bit response
compared with the previous best PUF designs [18].
VII. CONCLUSION
In this paper, a novel and efficient TCRO PUF is proposed
and a previous proposed TSRAM PUF is evaluated. A tristate
inverter gate is utilized to allow dynamic reconfiguration
of the basic cell in both the TCRO PUF and TSRAM
PUF designs. The TCRO PUF and TSRAM PUF are desir-
able for low-cost and low-power security applications. The
functionality and performance of the TCRO and TSRAM
PUF designs are validated by both simulation using UMC
65nm technology and implementation on a Xilinx Virtex-
II FPGA. The experimental results show that the TSRAM
PUF achieves good uniqueness and reliability results, which
uniqueness results of 49.7% and 43.4% on ASIC and FPGA
respectively, as well as a reliability result of 5.34% over a
temperature range of 0◦C ∼ 70◦C with 10% fluctuation
in supply voltage on FPGA. Furthermore, the TSRAM PUF
can provide CRPs that are not available using a conventional
SRAM PUF. The TCRO PUF also achieves good uniqueness
results of the values of 49.69% and 48.30% on ASIC and
FPGA respectively, as well as good reliability results of a
value of 4.73% on FPGA. Also, the TSRAM PUF and the
proposed TCRO PUF use less hardware resources compared
with previous designs, which makes the proposed PUF de-
sign very promising in resource-constrained applications.
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